This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

Japanese Laid-Open Patent

Laid-Open Number:

SHO 58-155773

Laid-Open Date:

55

September 16, 1983

Application Number:

SHO 57-38768

Filing Date:

March 11, 1982

Applicant:

SEMICONDUCTOR ENERGY LABORATORY CO., LTD.

SPECIFICATION

1. Title of the Invention

Method for Fabricating a Semiconductor Device

- 2. Scope of Claims
- 1. A method for fabricating a semiconductor device in which a first amorphous semiconductor layer, a second amorphous semiconductor layer, a third amorphous semiconductor layer and a fourth amorphous semiconductor layer are laminated and formed, characterized by:

providing by mutually connecting to each other four reaction chambers for forming said semiconductor layers by the plasma CVD;

forming the first semiconductor layer in a first reaction chamber;

moving to the adjacent reaction chamber a substrate on which the first semiconductor layer is formed without exposing the substrate to the atmosphere;

laminating and forming said second semiconductor layer on said first semiconductor layer in the second reaction chamber;

wherein said step is successively carried out to laminate and form a PIN·N junction or a NIP·P junction on a formed surface.

2. The method according to claim 1 wherein 3 x 1017cm-3 or less of

oxygen is added to either an I-type, N-type or P-type semiconductor layer.

3. The method for fabricating a semiconductor layer according to claim 1 wherein contamination of the atmosphere or adhesive to said first reaction chamber is prevented by providing a first preparatory chamber for holding in vacuo a substrate connected before the reaction chamber for forming the first semiconductor layer and a second preparatory chamber for heating the substrate.

3. Detailed Description of the Invention

The present invention relates to a semiconductor device using a non-single crystal semiconductor, and more particularly to a semiconductor device having an IP-junction, an IN-junction and an P·N-junction by laminating so-called substantially intrinsic semiconductor layer (hereinafter simply referred to as an I-layer or an intrinsic semiconductor layer) intrinsically or artificially free from laminate doping of a P-type or an N-type impurity and a P-type or an N-type semiconductor layer, the semiconductor device having a semiconductor layer for generating photoelectromotive force (hereinafter simply referred to as an active semiconductor layer) for generating electron-hole pair by light irradiation.

An object of the present invention is to provide a photo-electric converter providing a PIN-N-junction and NIP-P-junction from the side of light irradiation surface to substantially lengthen a life time of a few carriers in an active semiconductor layer and to finally output a large amount of current.

The present invention relates to a method for fabricating a semiconductor device comprising:

connecting and providing four reaction chambers for laminating a first, a second, a third and a fourth amorphous semiconductor layers to form a PINN-

junction and a NIPP-junction in place of fabricating these semiconductor layers in the same reaction chamber;

forming a first semiconductor layer;

subsequently forming a second semiconductor layer on said first semiconductor layer without exposing to the atmosphere the substrate having a formed surface on an adjacent reaction chamber by repeating the aforementioned step;

forming a third semiconductor layer on the second semiconductor layer by repeating the aforementioned step; and

forming a fourth semiconductor layer on the third semiconductor layer by repeating the aforementioned step.

The present invention relates to a method for forming a semiconductor device by connecting the four reaction chambers. The present invention is intended to remove adhesives such as moisture, air or the like on the first semiconductor layer prior to the formation of the first semiconductor layer, and to provide a first preparatory chamber for shielding the atmosphere to prevent the contamination of the atmosphere (air, particularly oxygen and water) and a second preparatory chamber for preparatory heating, the second preparatory chamber being intended to remove adhesives on the substrate.

Heretofore, with the photo-electric converter having a PIN-junction formed by the laminating process using the plasma CVD, in particular, the glow discharge process, there are known patent applications entitled "Semiconductor Device for Generating Photo-electromotive Force" (filed on June 20, 1974; Japanese Unexamined Patent Application No. HEI 51-890 and Japanese Unexamined Patent Application No. SHO 49-71739) filed by the applicant of the

present invention. Further, a patent application entitled semiconductor device (Japanese Unexamined Patent Application No. SHO 52-16990) is also known. However, the aforementioned patent applications do not disclose at all the detailed items of an I layer as an intrinsic semiconductor layer in these semiconductor devices while indicating that the I-layer is a low impurity density layer compared with a P-type or an N-type semiconductor layer sandwiching the I-layer.

The present invention is concerned with an photo-electric converter fabricated by laminating semiconductor layers on the formed surface, characterized in that the inside of the photo-electric converter is formed by laminating at respective reaction chamber an I-type semiconductor layer having an impurity density of only 5 x 10¹⁶cm⁻³ or less, and a P-type or an N-type semiconductor layer doped with an impurity having a density of 7 x 10¹⁶ to 1 x 10¹⁹cm⁻³ so that respective impurities do not contaminate as a result of further investigation of the active semiconductor layer. As a consequence, the present invention is characterized in that this active semiconductor layer is opposed to an electron or a hole in a laminating manner. In addition, the present invention is characterized in that a few carriers out of carriers generated by light irradiation is likely to be drifted to the electrode, and the life time of carriers is prolonged.

Further, the present invention is characterized in that the first and the second preparatory chambers are provided to remove oxygen doped in the semiconductor so that the density of the oxygen is set to 1/3 of the conventionally known density of 1 to 20 x 10¹¹cm³ or less, and more preferably 1/10 to 1/50 thereof with a result that a silicon oxide insulating component is removed, and the life time of carriers as the semiconductor is prolonged.

Further, a method for laminating independently each of semiconductor

layers is described in a patent application entitled "Semiconductor Device" (Japanese Unexamined Patent Application No. SHO 53-152887 filed on December 10, 1958) and a divisional application thereof entitled "A Method for Fabricating a Semiconductor Device" (Japanese Unexamined Patent Application No. SHO 56-55607 filed on April 15, 1981), both of which are filed by the applicant of the present invention. Although these patent applications describe an independent connecting mode plasma CVD, they do not describe that the active semiconductor layer is further divided into a plurality of layers to form an IP-junction and an IN-junction, or further developed IP-P- junction, or a PIN-N- junction. The present invention provides a further development thereof and is characterized in that the conversion efficiency as the photo-electric converter is further improved by 4 to 6% from the conventional 6 to 8%/cm² to be set to 10 to 14%/cm² (an intrinsic conversion efficiency of 5 cm² at the illumination light having an AMI of 100 mV/cm²).

In an photo-electric converter of the present invention, either the P-type or the N-type semiconductor layer, particularly either the P-type or the N-type semiconductor layer on the incident light side is formed into a wide energy band compared with the active semiconductor layer thereby preventing an increase in the loss of absorbed illumination light at the semiconductor layer.

As a semiconductor device in which this energy band is continuously joined and a window structure is provided with respect to either the P-type or the N-type semiconductor layer, a patent application entitled "Semiconductor Device" filed by the applicant of the present invention (US Patent No. 4.239,554 published on December 6, 1980 and US Patent No. 4,254,429 published on March 3, 1981) is known. The present invention is a further development of the application of the

invention filed by the applicant of the present invention.

The present invention provides an unpaired bond neutralization effect by allowing such a semiconductor layer to contain hydrogen or a halogen element such as fluorine, chlorine or the like for recombination center neutralization at a density of 0.1 to 20 mole% and alkaline metal element such as lithium or the like at a density of 10¹⁴ to 10¹⁷ cm⁻³. At the same time, the present invention is made of a laminating structure in which a semi-amorphous (half non-crystal) semiconductor (hereinafter referred to as a SAS) having a crystallinity (short range order crystallinity) with a size of 5 to 2000 Å typically 5 to 100 Å and an amorphous (non-crystal) semiconductor (hereinafter referred to as an AS) having no such short range order crystallinity are laminated in layers.

In accordance with the present invention, the N-type semiconductor layer on the light illumination side in the photo-electric converter is formed as SAS to reduce the absorption of the incident light, and further an intrinsic semiconductor adjacent to the aforementioned semiconductor layer is formed as an SAS. Then, the life time of the carriers on the side of the incident light is prolonged, and an intrinsic semiconductor layer in which AS or SA is contaminated in a step-like or a continuous manner is laminated, and an inside electric field is spontaneously provided to further the improvement of the photo-electric conversion efficiency.

With respect to the SAS, Japanese Unexamined Patent Application No. SHO 55-026388 filed on March 3, 1980 (semi-amorphous semiconductor) filed by the applicant of the present invention is known. Further, as an invention in which this SAS is used to provide a PIN-junction photo-electric converter, Japanese Unexamined Patent Application No. SHO 56-008699 filed on January 22, 1981 (photo-electric converter) is known.

The present invention will be explained hereinafter in conjunction with the drawings.

Fig. 1 shows an outline of a plasma CVD system required for the practice of the present invention.

In other words, a substrate (1) is in parallel with the flow of a reactive gas flowing from the upward direction to the downward direction in reaction furnaces (25) through (28) in which an insulating holder, for example, a quartz holder (board) (2) is held, and the substrate (1) is placed in a parallel direction with respect to the discharge of the electrode with respect to a high frequency energy (4). Regarding the reactive gas, a silicon gas (SixH₁₄ x \leq 1) is supplied from (5), (9), (13) and (17), diboran (B₁H₄) which is a P-type impurity is supplied from (6), phosphine (PH₄) which is an N-type impurity is supplied from (18), hydrogen or helium (He) which is a carrier gas is supplied from (8), (11), (16) and (20). Further, a dopant having a wide energy band, for example, methane (CH₄) is supplied from (7) and (19). Diboran which is diluted to 10 to 100 PPM with silane is supplied from (10) and (14). Further, in the same manner, phosphine which is diluted to 10 to 100 PPM with silane is supplied from (11) and (15).

These gases are supplied from a discharge port to the reaction chamber of the reactive gases and electrodes (51), (52) and (53) for the plasma generation to reaction chambers (25), (26), (27) and (28). When these reactive gases are discharged to the reaction chambers, electro-magnetic energy is applied to activate and dissolve these gases with the result that reaction products are accumulated on the formed surface. In this reaction chamber, electro-magnetic energy such as direct current of up to 20 MHz, for example direct current having a frequency of

500 KHz, and 13.56 MHz is added to the electrodes (2) and (3). Further, the substrate (1) having a formed surface is heated to 100 to 500°C, typically to 200 to 300°C with an infrared ray furnace (4) so that a large number of substrates can be treated.

In the beginning, the substrate (1) is placed in a preparatory chamber (23), and the preparatory chamber (23) is evacuated with a rotary pump (30). To set the pressure in the preparatory chamber (23) to the atmospheric pressure, nitrogen is introduced from (21). After the preparatory chamber is evacuated, the substrate (1) is moved to the third preparatory chamber provided adjacent to the first preparatory chamber and heated to 200 to 400°C with a infrared ray lamp by opening the gate (56). After the substrate (1) is moved to the third preparatory chamber, the gate (56) is closed again. After the pressure in the first preparatory chamber is set to the atmospheric pressure by introducing nitrogen from (21), another substrate is introduced. By the repetition of the aforementioned operations, the substrate in the first preparatory chamber is moved and introduced into the second preparatory chamber while the substrate in the substrate in the second preparatory chamber (24) is moved and introduced into the first reaction chamber (23). Further, the removal of the adhesive oxygen and water by evacuation and heating after removal of the air by the evacuation in the first preparatory chamber enables to lower the density of oxygen in the semiconductor layer further to 1/3 of the conventionally known level of 1 to x 1015 cm-3 or less. typically even to 1 x 1017 to 5 x 1015 which is 1/10 or 1/50 of the conventional level.

Needless to say, an attempt is made to secure the vacuum leak from the outside in each reaction chamber to

10-3 torr or less.

As described above, a $SixO_{1-x}$ film (0 < x < 1) having a P-type is formed to a thickness of 200 Å or less, typically 30 to 160 Å followed by evacuating the first and the second reaction chamber to move the substrate having a formed surface to the second reaction chamber. The substrate placed in the second reaction chamber (26) is moved to the third reaction chamber (27), the substrate placed in the third reaction chamber (27) is moved to the fourth reaction chamber (28), the substrate placed in the fourth reaction chamber (28) is moved to the third preparatory chamber (29), and the substrate placed in the third preparatory chamber is taken out from another gate (57) to the outside after the gate (56) is completely closed.

Fig. 2(A) shows a vertical sectional view of the second reaction chamber (26). After the P-type first semiconductor layer (44) is formed, an I-type second semiconductor layer (45) is formed to a thickness of 100 to 2000 Å, typically to a thickness of 200 to 500 Å. When this I-type layer forms the second semiconductor layer, an impurity for forming the first semiconductor layer contaminates into the I-layer to a depth of 50 to 100 Å, the second semiconductor layer is formed to a thickness of 100 Å or more. An effort has been made so that the P-type impurity and the N-type impurity does not directly contaminate with each other at a density of 5 x 1016 cm⁻³ or more.

This I-type semiconductor layer is extremely important for forming a depletion layer and for promoting the movement of carriers to the electrode by a drift.

Further, after the above mentioned operation, in the third reaction chamber (27), the N-type third semiconductor layer shown in Fig. 2(A) is formed to a

thickness of 0.1 to 0.6 Å. Further, in the fourth reaction chamber (28), the N-type fourth semiconductor layer (47) is formed to a thickness of 100 to 500 Å. This semiconductor layer is also formed into a $SixO_{1-x}$ (0 < $x \le 1$) in which this Eg is set to 1.8 to 2.5 eV to provide the BSF (depletion layer electric field in the reverse direction) to a few carriers. Further, in the I-layer (45) and the N-layer (46), the aforementioned amorphous silicon is used to set to 1.5 to 1.8 eV.

After the four semiconductor layers are formed as described above, an organic resin mold (49) such as epoxy, polyamide or the like coats the semiconductor layers to a thickness of 100 to 500 Å for the electrode (48) and for the improvement of the moisture resistance.

Referring to Fig. 2(A), as the substrate, a light transmitting substrate (40), for example, a glass or polyamide resin is used. All or Cu is provided on a typical substrate or a bulk thereof doped with Ni having a depth of 5 to 20 μ , or No added with B or P to provide an embedded electrode (41). Further, on the upper surface, a transparent conductive film (43) may be a two-layer film formed by laminating ITO (indium oxide + 3 to 10% of tin oxide) with tin oxide, antimmon oxide or a mixture thereof.

This transparent conductive film is formed to a thickness of 50 to 200 Å in such a manner that when the semiconductor contacting the transparent conductive film is a P-type semiconductor as seen in this embodiment, the transparent conductive film contacts an antimmon oxide (Sb₂O₂ or Sb₄O₂) which is a V value transparent conductive film, and the ITO is provided on the base of this conductive film so as to improve the conductivity of this conductive film, which contribute to the improvement of the conversion efficiency of the photo-electric converter, and particularly to an increase in current. Then, when the ITO is

allowed to contact the P-type semiconductor the current which was on the order of 5 to 10 mA can be largely increased to be 13 to 20 mA/cm². As a consequence, antimmon becomes a recombination center of a hole in the P-type semiconductor with the result that a electric series resistance at this interface can be lowered.

The energy band corresponding to Fig. 2(A) obtained in the aforementioned manner is provided by adding corresponding reference numerals in Fig. 2(B).

As apparent from the drawings, the active semiconductor layers (41) through (46) can efficiently supply holes which are small number of carriers in this case to the P-type semiconductor layer (44) with a high potential difference between (44) and (46). In particular, to provide a spread of the depletion layer at an intrinsic semiconductor layer (48) located in the vicinity of the illumination light and a high electric field strength, an N-type semiconductor layer (46) is provided so that the carrier generated by the light irradiation at the semiconductor layer (46) provides a drift of few carriers to the P-type semiconductor layer including an aid of BSF effect. As a consequence, although only an efficiency of 5 to 7% /cm² can be obtained in the conventionally known PIN semiconductor, 10 to 12% higher conversion efficiency can be obtained with an AMI by adopting a PIN N-junction structure. Further, with a large substrate having an area of 10 cm², 7 to 10% practical conversion efficiency can be obtained at an open voltage of 0.9 to 0.95 V and a short circuit current of 16 to 20 mA including the aid of the auxiliary electrode (41).

Fig. 3 shows an example in which the substrate (40) is made conductive and is formed of, for example, stainless steel. In the same manner as Fig. 2(A), on the upper surface of the substrate, the first semiconductor layer, the second semiconductor layer, the third semiconductor layer and the fourth semiconductor

layer are provided in such a manner that the semiconductor layers and the P-type semiconductor layers (44), (45), (46) and (47) are laminated on each other. The semiconductor layers are provided with the ITO transparent conductive film (45), an auxiliary electrode (41) and the resin mold (49).

The corresponding energy band view taken along line A-A' is shown in Fig. 3(B). It is different from the case shown in Fig. 2(A). Due to light irradiation from the upward direction, the N-type semiconductor layer (47), the I-type semiconductor layer (46) and the P-type semiconductor layer (44) are provided. In such a case, at the time of the formation of the film, the P-type semiconductor layer has an extremely low impurity density of 5 x 10^{16} to 1 x 10^{19} cm⁻³ so that it is impossible to form 5 to 10 PPM (hydrogen dilution) due to the reaction between diboran and bomb in the bomb. Consequently, the present invention is further characterized by using bomb in which 10 to 100 PPM of diboran is doped in silane. In this manner, the P-type semiconductor layer (45) with controllability can be prepared. Here, the contamination of the P-type impurity by automatic doping from the first semiconductor layer is inhibited. Consequently, in accordance with the present invention, as shown in Fig. 1, the first reaction chamber (25) for the P-type semiconductor layer and the second reaction chamber for the P-type semiconductor layer are made independent. In particular, it is extremely important that when carbon is doped into the P-type semiconductor layer (44), the carbon partially (locally) contaminates the P-type second semiconductor layer, thereby preventing the electric conductivity. To prevent this degradation of the electric conductivity, the second semiconductor layer (45) is constituted mainly by silicon, germanium or a mixture thereof, and is doped with either carbon, oxgen or nitrogen at a concentration of 3 x 1019cm-3 or more which degrades the electric conductivity.

Ó

Thus, in the case as shown in Fig. 3(B), the conversion efficiency of more than 10% can be obtained in the same manner as shown in Fig. 2.

Other methods for fabricating the semiconductor are the same as described with respect to Figs. 1 and 2.

In the above description, the semiconductor layer incorporates one PIN·N junction or one NIP·P junction. However, the above process is further repeated to continuously connect to a PIN·NPIN·N junction or a PIN·NPIN junction from the side of the light irradiation surface so that the front IN· active layer is set to 1.6 to 1.8 eV with the amorphous Bi while the rear side is set to 1.0 to 1.6 eV with $SixO_{1-x}$ ($0 \le X \le 1$) to attempt to increase an open voltage. Further, the same thing holds true of the case in which the NIPP junction, the NIPPNIPP junction, or the NIPPNIP junction is adopted with respect to NIPP-junction.

As apparent from the above explanation, in accordance with the present invention, the semiconductor layer is formed of IN junction, IP junction, the N·P·P·Junction, the PN·N·Junction, the IN·N·Junction, or the IP·P·Junction so that the semiconductor layer has a lower impurity density than a P·type or an N·type semiconductor layer in the prior art. Additionally, when the semiconductor layer is formed of IN junction, the density of oxygen, carbon and nitrogen is set to 3 x 1017cm or less in a measurment by IMA. Further, the contamination of II value impurity and V value impurity are avoided. Additionally, the life time of a few carriers is prolonged by providing either P· or N·type. Further, all of I·type, P·type and N·type are independently formed in the reaction chamber with the result that a large area type photo-electric converter can be fabricated for the first time having a high conversion efficiency of more than 10%. In this respect, it is

believed that the industrial value of the photo-electric converter of the present invention is not small.

4. Brief Description of the Drawings

Fig. 1 shows an outline of a fabrication of the semiconductor device used in the present invention.

Figs. 2(A) and 3 (A) show vertical cross sectional views of the photoelectric converter of the present invention.

Figs. 2(B) and 3(B) show energy band views corresponding to Figs. 2(A) and 3(A).

Patent Applicant:

SEMICONDUCTOR ENERGY LABORATORY, CO., LTD.

Representative: Shunpei Yamazaki

人名 计电台图片电话 经分额

∞ ★ 10 公開特許公報 (A)

÷ 4

和Int. Cl.3 識別記号 广内整理番号 」 → 3H 01 L 〒31/04 ミコ ミスコ系元 D 品 E 7921-5F

300 とびまるのりましる

❸公開 昭和58年(1983)9月16日

発明の数 1

(全 7 頁)

公半導体装置作製方法

②特 單 昭57—38768

人名英格勒尔 医苯二酚 医二甲基

3 20分 明 者 山崎舜平 2 3 J a J a 3 a 3 7 5

(4 th - 5 th 2 th 2 th 7 th 7 th 7 th

☆ きゅう 象 1 つ 3 東京都世田谷区北鳥山 7 丁目21

一研究所内

東京都世田谷区北烏山7丁目21 #21号

番21号株式会社半導体エネルギ

たさい 一明さい 乳 細いこの 書から ニー

2.特許請求の範囲無差)並示技術登录をある。 ロ

EL. (第 11人) 第 2人 第 3 → 1 び 第 4 の 非単語品 . 半導体層を表層して形成するにあたり、前 記半導体層をプラズマ気相法により形成す る4個の反応金を互いに連結して具偶せし

。め、温泉での半導体を無1の反応炉で形成し 3. た後ご韓の第3の反応金に第1の半導体が Su形成された御板を大気だふれさせることなっ ☆ 火(冬)に, (無4.の反応書火)で食配第2. の半導 c体層上に無いの半導体層を表層して形成し 、3かかな工程を消火行なうことにより後期度。 2回上於 255的集化的大位 2522 集合全使用: 出して形成するととを情報と述 ・中等体表像・

以作業方法の(ラン・力量以高やな許さ足科系で 2. 《保許請求の集団集1項において、』。ませ

申申み申申44.5×3.0℃以下の輩

。度しか添加されていないことを特徴とする 半導体装置作製方法。

3.一特許請求の範囲第1項にかいて、第1の - 半導体層を形成するための第1の反応量に 先立つて運動された基根を真空中に保持す る第1の予備室かよび基板加熱用第2の予 傷鬼を具備せしめるととにより、大気かよ び吸着物の前記第1の反応室への混入を防 ぐととを特徴とする半導体装置作製方法。

3. 発明の評組な説明

本苑明は非単純品半導体を用いた半導体装置 券に尤用材により電子・ホール対を発生する光 起发力选生用单端体層(以下单に活性半導体層 という) を有する其性さたは人為的にとさたは 3 混の不純物を収落的に抵加したいいわゆ 「共 質館的実性の半導体層(以下 ドエ層さたは単 た実性学等体層という) かどびア型さたはド型 半導体隔を摂居して エテ。 エッ。 テッ゚集合を有せしめ た単退休部署に関する。

NIPP接合を有せしめ、活性半導体層にかける 少数キャリアのライフタイムを実質的に長くし て、ひいては大低流出力を有せしめることを目。 (空気質に放水、水) の弘入がないように、大 的としている。

半導体層を積層して、 PINN, NIPP 接合を有せ しめるにあずり、これらの半導体層を同一反応 室を用いて作製するのではなく、それぞれ独立 した4個の反応室を連結して具備せしめ、第1 の半導体層を形成した後、隣の反応量に被形成 面を有する基板を大気にふれさせることなく第 1の半導体層上に第2の半導体層を積層して形 成せしめ、かかる工程を新次くりかえすことに より第1の半導体層上に第2の半導体層を、ま た第2の半導体層上に第3の半導体層を、第3 の半導体層上に第4の半導体層を形成せしめる 半導体装置の作製方法に関する。

本発明はもつの反応室を連結して有する半導

製する光電変換装置にかいて、この活性半導体 層をさらに検討した結果、その内部を 5×10cm 以下の不純物設度しかない「型半導体層と、 7×10~1×10cmの差定の不純物が抵加されてい るアミたは『型半導体層をそれぞれ設立した反 厄盆で殺者して形成し、恋お互いの不純物が進入。 しあわなくせしめたことを特徴としている。こ の結果、との活性半導体層を電子まだはホール と双層的に対立させ、かつ光照射により発生し たキャリアのうちの少数キャリアを覚ែへより フトさせゃすく、ひいてはそのライブダイムを

さらに本発明はとの半導体中に最加された数字。 米の兼定を募えかよび第2の子信息を設け、そ とて数去することにより、従来知られていた】 ~20×10cmの最近よりすらに 1/3 以下身ましく? は 1/10~1/80 とじたととによず、単導体をモニュ の中に観化理器絶縁性成分を放去し、よう半導・ 体としゃヤリアのライフォイムを長くしたこと

長くせしめたことを特徴とする。30年ペニューツ

た 関し、その第1の半導体層を 体装置裂近原 形成するに先立ち、その半導体層上に水分、空 気等の吸ぶ句を除去し、さらに反応量に大気 三世野女との遠断用の第1の予備室と、悲坂上の致治 本発明は第1、 第2、 第3、 第4の非単結晶 自治 物除出用の予備加熱用の第2の予備室を設ける ととを目的としている。

> 従米プラズマ CVD 法特にグロー放電法を利用 し、PINI成合を提慮法にて有する光道変換装置 に 関しては、 本発明人の出題になる「光起電力 発生川半以体装置」(B49.6.20 出版 特開昭 51-890 特製船 49-71739) が知られている。 また 半導体装置 (特開昭 52-1,6990) も知られ ている。しかしこれらの半導体装盤における活 性半導体層としてのIMは、このIMをはさむ P または B 型半導体層に比べて低不純物機座層 てあることを指摘しながらも、さらにその組且 **Kついては全く阩示していない。**

本説明は半導体層を被形成面上に被層して作

を特徴としている。

また半導体層をそれぞれ独立に後層する方法 は本発男人により 半導体装置(特顧昭 53---152887 853.12.10 出版) シェびその分割出 域 半導体装置作製方法(特膜铝 56-55607 856. 4. 15) K尼されている。 しかしこれらはみ 立連組方式のプラズマ気相法が配されていたが らる、ヤはり活性半導体層をさらに複数層にも け、そともエア゚エル姜合、さらにそれを発量させ たほぎればがを形成するととについての記載は たいご 本苑男はこれをさらに発展せしめ、尤世 交換技能としての変換効率を 10~145/em (A¥1 100mV/emの無針光にかける 5emの実性安決地 半)モ市せしめ、长来の 6~85/0㎡とりらさら K 4~6多も舟上せしめたことを停役としている。

本見男にかける尤世主義基置にかいて、まえ たは3世半年休益等に天紀土気のフェカは1世 半導 体層 を活性半導体層に比べて広いエネルギ ペンド巾とし、その単導体層での無針先の無収

損失の増加を防いている。

とのエネルギバンド構造を連続接合し、PまたはN型の半導体層に対し虚構造を設けたものとして、本発明人の出版になる 半導体装置 (米国特許 4,259,554 1980.12.6 発行米国特許 4,254,429 1981.3.3 発行)が知られている。本発明はかかる本発明人の発明になる出版をさらに発展させたものである。

本発明はかかる半導体層に再結合中心中和用の水景、ファ素されば塩素の如きへロゲン元素を 0.1~80 モルラの漫度に、またリチュームの如きアルカリ全属元素を 10~10 cm の漫度に合っている。 不対結合手中和効果を有せしめるともに、 5~8000 A 代表的には 5~100 A の大きさの結晶性(ショートレンジオーチの結晶性(ショートレンジオーチの結晶性(ショートレンジオーチの結晶性を有さないアモルファス(非晶質) 牛導体(以下 8 A B という)とか層状に接着構造を

有して设けられたものである。

本発明は特に光電変換装置にかける光照射面 調の N 型の半導体層がその領域での入射光の吸 収性を少なくするため B A B とし、さらにそれに 瞬接した実性半導体層を B A B とし、入射光側で のキャリアのライフタイムを及くし、さらにと の B A B 上面に実性の階段状または連続的に A B または A B を混入させた半導体層を復層して内部 電界を自発的に設け、光一電気変換効率の向上 を促したものである。

8A8 K週しては、本発明人の出頭になる特顧 昭 55-026388,855.3.3 出版(セミアモルフ アス半導体)が知られている。さらにこの 8A8 を利用して PIN 接合型の光電変換装置を設けた 発明として、本発明人の出版になる特願昭 56-008699,856.1.22 (光電変換装置) が知ら れている。

以下図面に従つて説明する。

第1凶は本発明を実施するのに必要をプラズ

マOVD装置の概要を示す。

とれらを反応性気体の反応意への収出し口で あつて、かつプラズマ発生用の電極(43), (44), (43), (44)より反応重質(35)対対に供給している。との 反応性気体が反応室に放出されると、電磁エネルギが加えられ、それらの気体を活性化、分解して反応生成物が被形成面上に蒸復される。との反応管では直流~20MEs 何とば直流、500 EBs、15,56MEs の局放数の電磁エネルギを電磁(20)より加えた。さらに被形成面を有する基板(20)より加えた。さらに被形成面を有する基板(20)より加えた。さらに被形成面を有する基板(20)にかりまるようによった。

基板のは最初第1の子信室的に挿入され、ロータリーボンプののにて実空引きされた。この子 信室を大気圧にするには耐より産業を導入した。 この子信意が実空引された後、その舞りに設け られた 200~400°のに赤外線ランプにて加熱され た第3の子信室にゲイト(86)を開けて多し、多し た任存びゲイト(86)を開けて多し、多し た任存びゲイト(86)を開けて多し、多し た任存びゲイト(86)を開けて多し、第1 り産業を導入し大気圧とした任、別の基板が導 入される。かくの如きくりかえしにより、第1 の子信室の基板は第2の子信室に、第2の子信 全分の基板は新1の反応 K 新次移相して導入される。さらにとの第1の予備室で真空引をして大気を除去した後、第2の予備室で長着酸素、水を真空加熱により除去するととは、半導体層中の酸素の濃度を従来より知られた1~5×10°0m²1とりもさらに1/3以下代表的には1/10~1/30の1×10°~5×10°0m²にまで下げるととができた。

もちろん各反応室においても、外部よりの実 空リータは lotorr 以下を保障できるように否 めている。

以上の如くにして第1の反応室にかいて、被形成面上に 1.6~2.2e Vのエネルギベンド巾を有する Bix 0m (0 < x < 1) を 2004 以下代表的には 50~1504 の厚さに形成した後、第1かよび第2の反応室を実空引をして、との被形成面を有する基板を第2の反応室は分に移相した。との時第2の反応室に設置された基板は第5の反応室がの

7. 1.

Fの序さに形成させた。さらに第4の反応室倒にて12回の第4の半導体層(4分を100~5001の原さに形成させた。との半導体層をも38F(逆方向の空之層電野)を少数キャリアに与えるため、との3gを1.8~8.5eVとした81x0/~(0<x≤1)とした。まだ1層(45)、1層(40は黄配した非単結晶シリコンを用い1.5~1.8eVとした。

以上の加き4つの半導体層を教雇した後、電 値(48) かよび耐能性向上のため、エポキシ、ポ リイミド等の有機樹脂モールド(4のを100~800 pの厚さにオーバーコートをした。

第3回以ドンいて、基板は透光性基板(40)例え はガラス、ボリイミド背壁を用い、そとド 5~ 30 p の戻さの N1, N1 中ド B 、 P が最知された 代表的せたはそのペルタド A1, On が設けられ、 うめと子補助電価(43)を設けた。さらドとの上面 ド透明等電級(4 をりゃ している。との透明等電 質は NTO (使化インジューム+ 5~105 使化スズ) 基板は乳4の 室内に、第4の反応室の基板は第3の予備室内に移相し、第3の予備室内を 板はゲイト(5のを完全閉にした後、他のゲイト (67)より外部に出される。

第2の反応室はドンいては、第2図以にそのたて断面図が示されているが、P型の第1の半導体層(46)が形成した上にI型の第2の半導体層(45)が100~2000Aの厚さ代表的には200~500Aの厚さに形成される。このI層は第2の半導体層を形成する際、第1の半導体層を生成する不純物が50~100A度入するため、100A以上形成させ、P型用の不純物とN型用の不純物とが5×10cm。以上の最度で直接に混合しないように務めた。

との「型半導体層は空乏層を形成させ、こと でのキャリアの電優へのドリフト: ・ 」移動を 助長させるためにもわめて重要である。

さらにこの後第40反応室切にて、第2図(A) にかける N 型の第5の半導体層(46)を 0.1~0.6

と似化スズ、酸化アンチモンさたはその混合物 を秋崩して2.倍度としていい。

以上の如くだして得られた第3回(A)に対応したエネルギベンド巾を第3回(A)にその番号を対応して設けている。

との図面より明らかを如く、活性半導体層

(は)~(4のはこの場合の **キャリアであるギー** ルをP型半導体層(44)に(44)、(45)間の高い電位差 Kより効率よく供給せしめている。 軒K照射光 近くにもる実性半導体層はあての空乏層のひろが りかよび高い世界強度を有せしめるため『烈半 導体層(4のを設け、さらにとの(46)で光照射によ り発生したヤヤリアは BBP 効果の助けを含めて 少数キャリアを2型半導体層にドリフトさせた ものである。その結果、従来より知られた単な る PIN 半導体にかいては 5~75/cmまでの効率 しか得られたかつたものが、 PINE 型構造とす るととにより、10~12ダの高い変換効率を AM1 にて得ることができた。さらK 100m2の大面装 fish 当板にかいても、(42)の補助電板の助けを含めて 開放電圧 0.9~0.95▼、短路電流 16~20mA/cm 7~10∮の実用変換効率を得ることができた。

邦 S 図は基板(40)を導電性とし、例えばステンレスとしたものである。この上面に第 3 図(4)と同様に第 1 、第 2 、第 5 、第 4 の半導体層を(44)

P型半導体層(46) K 炭素を添加した場合、 との炭素が部分的 (局部的) K P の第2の半導体層 K 混入し、電気的導管性を防げることを防ぐことはきわめて重要である。 とのため(45)の第2の半導体層は延常、 ゲルマニュームまたはその混合体を主成分とし、 炭素、 酸素、 窒素が 3×10 cm 以上の機度 K 混入して電気的 A を変える としたいよう K 路 めた。

かくして第5回回の加き場合だかいても、第 2回と同様の10ダモとえる変換効率を得ること ができた。

第3日の他の製造方法ドウいては第1日、第 2日ドシいて述べたことと再根である。

以上の役別にかいて半導体装置はPINNはたけ NIPP 接合を1 つ有せしめた。しかしこれをさらにくりかえし、光照射面側より PINNPINN せんは PINNPIN 接合と延ばAUK し、前側の IN 活性層を非単結晶の 81 K よ 9 1.6~1.80 V とし 後側を 81 x 0 o / (0 ≤ x < 1) K よ 9 1.0~1.80 V と ,(45),(46),(47)と秋屋して設け、ITOの透明導電 旋(45)補助電極(43)樹脂モールド(49)により設けて いる。

AーAにかける対応エネルギパンド図を譲る 凶国に示している。との場合は第2図(4)と異な り、上方向よりの光照射のためょ(4カェ(46) 戸(45) _ P(44)としている。この場合 P はその被膜形成の 照その不純物養度が 5×10~1×10cm ときわめて、 低いため、ポンペ中で 5~10PPM (水業希釈) を作ることがジボランとポンペとの反応により 不可能である。とのため本発明にかいては、シ ラン中に 10~100PPM のジポランを添加したポ ンペを用いていることが他の特徴である。かく して制御性を有する『半導体暦(45)を作るととが できた。この中に第1の半導体(44)よりのオート ドーピングによるア型不納物の進入を禁止する ため、本発明にかいては第1図に示す如くP型 半導体層(4)用の第1の反応宣統とア型半導体層 用の第2の反応盆臼とを独立にしている。特に

して閉必は圧の増大に移めてもよい。また NIPP K 関し、 NIPPNIPP 接合、 NIPPNIP 接合とし た場合も同様である。

4. 幽面の語単を設勢

第1回は本発明に用いられた半導体数配製造

英間の概要を示す。


第2回、第3回にかいて(A)は本発明の光電変換装置のたて断面図を示し、また(A)は(A)に対応したエネルギベンド図を示している。

特許用证人


株式会社半導作エネルギー研究所。


电子规则 医水油 医水油 医二甲基甲基

en de la companya de la co



发1团





£. 24

第3 図